 |


Untitled Document
|
Features
- FS2332 DDR2 667 DIMM Bus Analysis Probe
-
Quick, easy connection between the DDR2
DIMM SDRAM memory bus connector and Agilent logic analyzers
-
Complete and accurate 667 MT/s state analysis
or timing analysis up to 4 GHz
-
Compatible with all 240-pin DDR2 SDRAM DIMM's
up to 667 MT/s.
Note: Electrically, the DDR2 bus is
extended approximately 1.0 inch in etch length in the design of
the FS2332. Depending on the design of the system being tested,
users may experience difficulties with this extension of the DDR2
bus. The passive logic analyzer termination presents a single electrical
load on the DDR bus via low capacitance, high impedance terminators,
and also provides a matched impedance to the logic analyzer. The
analysis probe includes four logic analyzer connectors. Factors
beyond the control of FuturePlus Systems that can have a significant
effect on the performance of the whole DDR2 system include the
type of memory controller, the target layout, the type of DIMM
used, which DIMM socket is being probed, and which logic analyzer
cards are being used.
- DDR2
Protocol Checker and Performance Analyzer software are included
- All signals are passively probed .
- Uses FS1026 termination Adapter with right angle egress
- Registered and non-registered DIMMs are supported.
- Burst sizes of 2, 4, or 8 are supported.
- Writes only, reads only, or writes and reads
visible in most circumstances.
-
Requires only 750 ps data valid window for
state data capture.
-
Read and write burst type is tracked and each
cycle of a burst (in both state and timing mode) is flagged by
the analyzer as a read or write.
Side view drawing
|
 |
FS2332 DDR2 667
DIMM
Analysis
Probe |
|
|
Copyright 2006 FuturePlus Systems Corporation |