![]() |
||||||||||
|
|
||||||||||
![]()
|
The FS2001 Analysis Probe is a passive PCI bus analyzer for use with Agilent logic analyzers. The module is a single universal (5V and 3.3V) "short" card taking only a single PCI slot and capable of both 32- and 64-bit bus analysis, at 33 MHz and 66 MHz. The module presents a single electrical load on the PCI bus via low capacitance (10pf) high-impedance SIP terminators. These terminators provide a matched impedance to the logic analyzer, which allows accurate timing measurements. The module contains six 40-pin headers that are mounted on the module and includes cables and a strain relief bracket for the cables to exit via the included PCI/ISA style backplate. The logic analyzer pods are connected to the module outside the PCI system under analysis. This connection scheme eliminates the need for tangled leads. The FS2001 also contains seven user-defined pins that can be used to connect to the PCI JTAG bus, PCI grant signals or any other signal that needs to be examined and correlated with the PCI local bus. PCI protocol-decode software executes in the Agilent logic analyzer. In State Analysis mode, the analyzer master clock is the PCI clock. The software decodes the key PCI bus signals and presents an easily readable display that lists the transaction type, address, data and key status conditions such as wait states and retries. The software also supports user-defined symbols that can be easily added to the state listing display. User-selectable post-processing filters allow the acquired data to display only chosen transactions. To assist with triggering, pre-defined resource terms are included and can be used to prevent WAIT and IDLE states from being acquired, thus saving trace memory and providing an easier-to-read state display. FuturePlus Systems also offers a PCI bus triggering application note, which is linked in the FS2001 Library. |
|
|||||||||||||||||||||||||||||
|
Copyright 2006 FuturePlus Systems Corporation |
|||||||||||||||||||||||||||||||