 |


Untitled Document
|
Ordering
Information
- DDR2 Embedded Bus Analysis
Software
- See the table below for logic analyzer requirements for protocol
decode.
- The FS1123 requires Termination Adapters
- A logic analyzer pod has 17 channels
- Click
Here for information on 16900 series logic analyzers
- Click
Here for information on Off Line Analysis support for this product
- We recommend you use the latest Agilent operating
software to insure you will get the best performance from FuturePlus
products. To get the latest 1670/16700 logic analyzer software click
here.
|
DDR Bus Speed
|
Analyzer Type
|
Timing Analysis
|
Protocol Analysis
|
|
400 MT/s
|
16750,16751,16752, 16753,16754,16755, 16756
|
2 cards configured as one module with one timing
machine
|
4 cards configured
as 1 module
|
|
|
|
2 cards configured as one module with one timing
machine
|
4 cards configured
as 1 module
|
| 16700/702 Modules |
Description
|
Pods Available
|
| 16750-751-752A |
200 MHz State/400 MHz Timing, 2 GHz Timing Zoom |
4 |
| 16750-751-752A turbo |
400 MHz State/400 MHz Timing, 2 GHz Timing Zoom |
lose one pod per machine |
| 16750-751-752A turbo |
400 MHz State/400 MHz Timing, 2 GHz Timing Zoom |
lose one pod per machine |
| 16753-756A |
300 MHz State/1.2 GHz Timing, 4 GHz Timing
Zoom |
4 |
| 16753-756A turbo mode |
600 MHz State/1.2 GHz Timing, 4 GHz Timing
Zoom |
lose one pod per machine |
| 16753-756A dual sample |
800 Mb/s State/1.2 GHz Timing, 4 GHz
Timing Zoom |
2 |
|
 |
DDR2 Embedded Bus
Analysis Software |
|
|
Copyright 2006 FuturePlus Systems Corporation |