


DDR2 SO-DIMM Interposer

For use with Agilent Logic Analyzers

FuturePlus® Systems

Power Tools for Bus Analysis

- Includes Powerful Software Saves Time and Enhances Usability
- Protocol-decode software that translates acquired signals into easily-understood bus transactions at the full bus speed.
- The DDR2 Protocol and Performance Checker software checks acquired data for protocol violations and also executes several performance measurements.
- The Transaction Viewer software presents bus transactions in a graphical, horizontal-bar view, with a drill-down capability that shows transaction details.



FS2337 DDR2 SO-DIMM Interposer

Key Features

- Quick and easy connection between the DDR2 200-pin SODIMM connector and Agilent Logic Analyzers.
- Complete, accurate protocol analysis.
- Complete, accurate 2 GHz or 4 GHz timing analysis (depending on analyzer modules).
- Uses high-speed Timing Zoom traces to locate tight DDR2 data valid windows for optimal state data capture.
- Requires only 750 ps data valid window for state capture.
- DDR2 Protocol Checker and Performance Analyzer software now included
- Interposer design does not consume an SO-DIMM slot.

Straightforward, Reliable DDR2 SO-DIMM Analysis

The FS2337 DDR2 Probe provides a physical connection from an Agilent logic analyzer to a DDR2 SDRAM SODIMM bus. Included software provides protocol decode of the bus transactions using the logic analyzer dual-sample mode feature. Timing analysis measurement capability is also included. The interposer design of this probe allows probing of any target that supports a DDR2 SODIMM module.

Helping you Design Tomorrow's Computers, Today

FuturePlus Systems is the technology leader in protocol analysis tools for the computer design industry. Our analysis probes and software help you monitor and verify complex activities on your advanced technology computer bus design. FuturePlus systems offerings include bus-analysis solutions for most popular computer buses. Visit www.futureplus.com for more information.



Ordering Information

FS2337 DDR2 667 SO-DIMM Bus Analysis Probe

Termination Adapters: (Order from Agilent Technologies)

Agilent E5378A - 90 degree egress, connects the 16753A-756A, 16760A, 16950A modules to FS2337 (4 required)

Agilent E5385A - 90 degree egress, connects the 16717A-719A, 16750A-752A modules to FS2337 (4 required)

Software included with the FS2337:

- Configuration files for the Agilent logic analyzer
- Protocol Decoder software, runs on the Agilent logic analyzer

Logic Analyzer Requirements

1. See the table below for FS2337 protocol or timing analysis requirements.
2. The FS2337 makes connection and termination to the logic analyzer with either the Agilent E5378A Termination Adapter for 16753-756 or 16950 cards, or the Agilent E5385A for all other cards.
3. The FS2337 requires up to four logic analyzer cards depending on whether protocol (double probed) or timing measurements are being used, and the type of logic analyzer card being used. A fifth card may be required if all *DQS and SPD-EEPROM signals must be observed simultaneously.

DDR Memory Bus Speed	Analyzer Type	Timing Analysis	Protocol Analysis (Up to 4 GHz Timing Zoom)
200 MT/s (PC1600)	16750/751/752 16753/754/755/756 16910/911 16950	2 cards configured as one timing machine	4 cards configured as one state analysis machine
266 MT/s (PC2100)	16750/751/752 16753/754/755/756 16910/911 16950	2 cards configured as one timing machine	4 cards configured as one state analysis machine
333 MT/s (PC2700)	16753/754/755/756 16950	2 cards configured as one timing machine	4 cards configured as one state analysis machine
400-667 MT/s (PC3200)	16753/754/755/756 16950	2 cards configured as one timing machine	4 cards configured as one state analysis machine
667 MT/s (PC5400)	16753/754/755/756 16950	2 cards configured as one timing machine	4 cards configured as one state analysis machine

FuturePlus Systems Corporation

P.O. Box 88155

Colorado Springs, CO 80908-8155

Tel: 719 278 3540

Fax: 603 471 2738

Website: www.futureplus.com

Represented By: